• HOME /
• V-IDM SERVICES AND SOLUTIONS /
• Nền tảng Socrates RISC-V /
• IC tương tự /
• CIS Signal Processing

Tổng quan: 

➢16 bit Analog-Front-End (AFE) để số hóa đầu ra tương tự từ cảm biến CIS.

➢ Cả hai phiên bản giao diện LVDS và giao diện song song đều có sẵn.

Mô tả:

➢ 16-bit ADC

➢ 60MSPS Conversion Rate, 20MSPS/Channel

➢ Single, 2 or 3 Channel Operation

➢ Optical Sensor Signal Processing Sample-Hold for CIS Sensor

➢ 9-bit Programmable Gain (0.5x – 8.0x)

➢ 10-bit Offset Control (± 300mV)

➢ 7-bit Reference Voltage (0.8V – 1.3V)

➢ 3 channel-LED Driver (3-66mA/CH) and Timing Generator for LED Driver

➢ Parallel or LVDS Interface

➢ LVDS-Clock-Input-Receiver and Single-Clock- Input Circuit.

➢ Build in Timing Generator for CIS driving.

➢ Build in Sync Generator for generating Horizontal Sync-Signal (SI), and 3 Channels of General Purpose IO.

➢ 75dB Input Referred SNR with 0dB-Analog-Gain

➢ Build in 4 Channels of LDO for 2V-Power-Supply

Thông tin chi tiết: 

Nhấp vào đây để biết thêm thông tin chi tiết từ Art Analog

Block Diagram of LVDS version	Block Diagram of parallel version